

Precomputing Memory Locations for Parametric Allocations

Jörg Herter Sebastian Altmeyer

Department of Computer Science Saarland University

WCET Workshop, July 2010





What we have ...

- 1 Sound and precise WCET analysis
- 2 Dynamic Memory Allocation
 - often clearer program structure
 - easy memory reuse (e.g. in-situ transformations)

... but can we have both together?



Consider a program that ...

- 1 builds-up an internal data structure A
- 2 works on A
- 3 transforms this structure to another data structure B
- 4 works on B

Why is DSA Problematic? An Example ...



What are the challenges for a WCET analysis?

1 builds-up an internal data structure A

 \rightarrow unknown cache state after allocation

2 works on A

 \rightarrow unknown cache set mappings of list elements

- 3 transforms this structure to another data structure B \rightarrow unknown cache state after (de-)allocation
- 4 works on B

 \rightarrow unknown cache set mappings of list elements

Big Picture





What are Good Memory Addresses?



What do we consider good memory addresses for heap allocated objects?

- Good addresses enable a subsequent WCET analysis to calculate tight WCET bounds,
- exhibit optimal cache performance by
- minimal memory consumption.

What are Good Memory Addresses?



Unfortunately, optimizing ...

- for tight WCET bounds requires knowledge about subsequently applied analyses
- for cache performance too costly to compute¹
- for memory consumption is (still) NP hard

¹Petrank and Rawitz: The hardness of cache conscious data placement, 2005



We can use

- simple heuristics² for achieving *good* cache performance
- and only approximate minimum memory consumption.

²Chilimbi et al: putting temporaneously accessed objects adjacent in memory



Assume A and B to be a singly- and a doubly-linked list, respectively.

An intuitive, memory and cache optimal memory placement is:

<i>M</i> _d , 1	<i>M</i> _d , 2	•••	M _d , i				<i>M</i> _d , <i>p</i> - 1			M _d , p	
			<i>M</i> _s , 1	M	<i>M_s</i> , 2			<i>M_s</i> , <i>p</i> – 2		<i>M</i> _s , <i>p</i> - 1	M _s , p



Assume a target hardware with cache line size 32 bytes and let the algorithm

- consider 4 consecutive elements of A as a single object
- consider 8 consecutive elements of B as a single object

According to our heuristics, all cache benefits are now already exploited!



Computed patterns (chunks) for our list-copy example:

<i>M_{d'}</i> , 1		M _{d'} , i					
		$M_{s'}, 2i-3$	$M_{s'}, 2i-2$			М _{s'} , і	
1 repetition		(p/8-1) repetitions			2 repetitions		
		$i \in [2; p/8]$			$i \in [p/4 - 1; p/4]$		

Examples—In-Situ List Copy



Putting these chunks consecutively in memory yields ...



This allocation scheme is

- almost memory optimal and
- cache optimal.



How Does Our Algorithm Work?

- start with formal description of a program's allocation behavior
- normalize according to target hardware
- compute conflict free 'patterns'
- suitable allocation scheme is any concatenation of these patterns



- novel algorithm to statically precompute memory addresses
- less limitations than previous approach
- promising results for benchmarks

- Future Work:
 - full evaluation of the approach
 - fully automatize whole work chain



Program	Memory Allocation	WCET Bound (cycles)			
	TLSF	111,698,519			
In-Situ List-Copy	TLSF*	1,710,656			
	Pre-computed	830,202			